After the functionality has been validated in floating point high-level simulations, a performance analysis is performed to assess how the functionality should be partitioned among processors, DSPs, GPUs and FPGA’s.
Our experience in programming and developing each of those components helps catering for the optimal partitioning from both implementation and performance point of view.